IO Device:F75111 CIO Utility CIO116

From LEXWiKi

(Difference between revisions)
Jump to: navigation, search
Current revision (15:29, 15 October 2020) (edit) (undo)
(Initial internal '''F75111''')
 
(15 intermediate revisions not shown.)
Line 2: Line 2:
== The Sample code source you can download from ==
== The Sample code source you can download from ==
-
Source file: [ftp://ftp.lex.com.tw/Engineer/SoftSupport/AP_Module/CIO_Uitlity/linux_base/CIO_Utility_Src_v2.8.tar.gz CIO_Utility_Src_v2.8.tar.gz]
+
Source file: [ftp://ftp.lex.com.tw/Engineer/SoftSupport/AP_Module/CIO_Uitlity/linux_base/CIO_Utility_Src_v3.0.3.tar.gz CIO_Utility_Src_v3.0.3.tar.gz]
-
Binary file: [ftp://ftp.lex.com.tw/Engineer/SoftSupport/AP_Module/CIO_Uitlity/linux_base/CIO_Utility_Bin_v2.8_32bit.tar.gz CIO_Utility_Bin_v2.8_32bit.tar.gz]
+
 
-
[ftp://ftp.lex.com.tw/Engineer/SoftSupport/AP_Module/CIO_Uitlity/linux_base/CIO_Utility_Bin_v2.8_64bit.tar.gz CIO_Utility_Bin_v2.8_64bit.tar.gz]
+
Binary file: [ftp://ftp.lex.com.tw/Engineer/SoftSupport/AP_Module/CIO_Uitlity/linux_base/CIO_Utility_Bin_v3.0.3_x32.tar.gz CIO_Utility_Bin_v3.0.3_x32.tar.gz]
 +
[ftp://ftp.lex.com.tw/Engineer/SoftSupport/AP_Module/CIO_Uitlity/linux_base/CIO_Utility_Bin_v3.0.3_x64.tar.gz CIO_Utility_Bin_v3.0.3_x64.tar.gz]
 +
 
 +
== MB Support List==
 +
<!--box uid=f777871962f1c0432784d4e0e73802b8.1125.E5be5052285e42-->
 +
<!--
 +
******************************************************************************************
 +
*
 +
* ** PLEASE DON'T EDIT THIS TABLE DIRECTLY. Use the edit table link under the table. **
 +
*
 +
****************************************************************************************** -->
 +
{|class = 'sortable' border="2" cellpadding="4" cellspacing="0" style="margin: 1em 1em 1em 0; border: 1px #aaa solid; border-collapse: collapse;" id='506'
 +
|- bgcolor = #ccccff
 +
!Ivybridge!!BayTrail !!Apollo Lake !!Skylake/Kabylake!!Coffee Lake!!Whiskey Lake!!Card
 +
|-
 +
|
 +
2I847H <br>
 +
3I847A/D/CW/NX/NM/HW <br>
 +
3I770A/CW <br>
 +
CI847A/C CI770A/C<br>
 +
|
 +
1I385A/H 1I386H <br>
 +
2I380A 2I385A/CW 2I380NX 2I385BW/EW/HW/PW 2I386EW 2I382A <br>
 +
3I380A/CW/NX <br>
 +
ST385W/AW/CW<br>
 +
|
 +
2I390CW 2I392CW <br>
 +
3I390AW 3I390NX 3I393NX <br>
 +
PM390CW<br>
 +
|
 +
2I610DW/HW 2I612CW<br>
 +
3I610DW 3I612DW 3I170DW/HW/NX<br>
 +
ST610W<br>
 +
CI170A/C<br>
 +
PM610DW PM170DW<br>
 +
|
 +
CI370DW
 +
|
 +
2I810D 3I810DW
 +
|
 +
CIO116-G
 +
E691A
 +
|-class='sortbottom'
 +
 
 +
|}
 +
[{{SERVER}}/lexwiki/index.php?title=Special:TableEdit&id=f777871962f1c0432784d4e0e73802b8.1125.E5be5052285e42&page=1125&pagename={{FULLPAGENAMEE}} edit table]
 +
<!--box uid=f777871962f1c0432784d4e0e73802b8.1125.E5be5052285e42-->
== How to use this Demo Application ==
== How to use this Demo Application ==
Line 52: Line 98:
this->Write_Byte(F75111_INTERNAL_ADDR,GPIO3X_CONTROL_MODE ,0x00); //set GPIO3X to Input function
this->Write_Byte(F75111_INTERNAL_ADDR,GPIO3X_CONTROL_MODE ,0x00); //set GPIO3X to Input function
this->Write_Byte(F75111_INTERNAL_ADDR,GPIO2X_CONTROL_MODE ,0xFF); //set GPIO2X to Output function
this->Write_Byte(F75111_INTERNAL_ADDR,GPIO2X_CONTROL_MODE ,0xFF); //set GPIO2X to Output function
 +
 +
this->Write_Byte(F75111_INTERNAL_ADDR,GPIO2X_OUTPUT_DRIVING,0xFF); //set GPIO2X to Output Drving
this->Write_Byte(F75111_INTERNAL_ADDR,F75111_CONFIGURATION, 0x03); //Enable WDT OUT function
this->Write_Byte(F75111_INTERNAL_ADDR,F75111_CONFIGURATION, 0x03); //Enable WDT OUT function
}
}
</pre>
</pre>
 +
== Set output value ==
== Set output value ==
<pre>
<pre>
Line 112: Line 161:
#define GPIO3X_CONTROL_MODE 0x40 // Select GPIO3X Output Mode or Input Mode
#define GPIO3X_CONTROL_MODE 0x40 // Select GPIO3X Output Mode or Input Mode
//--------------------------------------------------------------------------------------------------------
//--------------------------------------------------------------------------------------------------------
-
#define GPIO1X_INPUT_DATA 0x12 // GPIO1X Input
+
#define GPIO1X_INPUT_DATA 0x12 // GPIO1X Input Data Register
-
#define GPIO3X_INPUT_DATA 0x42 // GPIO3X Input
+
#define GPIO3X_INPUT_DATA 0x22 // GPIO2X Input Data Register
 +
#define GPIO3X_INPUT_DATA 0x42 // GPIO3X Input Data Register
 +
//--------------------------------------------------------------------------------------------------------
 +
#define GPIO1X_OUTPUT_DATA 0x11 // GPIO1X Output Data Register
 +
#define GPIO2X_OUTPUT_DATA 0x21 // GPIO2X Output Data Register
 +
#define GPIO3X_OUTPUT_DATA 0x41 // GPIO3X Output Data Register
//--------------------------------------------------------------------------------------------------------
//--------------------------------------------------------------------------------------------------------
-
#define GPIO2X_OUTPUT_DATA 0x21 // GPIO2X Output
+
#define GPIO1X_OUTPUT_DRIVING 0x1B // Select GPIO1X Output Driving Enable
 +
#define GPIO2X_OUTPUT_DRIVING 0x2B // Select GPIO2X Output Driving Enable
 +
#define GPIO3X_OUTPUT_DRIVING 0x4B // Select GPIO3X Output Driving Enable
//--------------------------------------------------------------------------------------------------------
//--------------------------------------------------------------------------------------------------------
#define GPIO1X_PULSE_CONTROL 0x13 // GPIO1x Level/Pulse Control Register
#define GPIO1X_PULSE_CONTROL 0x13 // GPIO1x Level/Pulse Control Register

Current revision

Contents

The Sample code source you can download from

Source file: CIO_Utility_Src_v3.0.3.tar.gz


Binary file: CIO_Utility_Bin_v3.0.3_x32.tar.gz CIO_Utility_Bin_v3.0.3_x64.tar.gz

MB Support List

IvybridgeBayTrail Apollo Lake Skylake/KabylakeCoffee LakeWhiskey LakeCard

2I847H
3I847A/D/CW/NX/NM/HW
3I770A/CW
CI847A/C CI770A/C

1I385A/H 1I386H
2I380A 2I385A/CW 2I380NX 2I385BW/EW/HW/PW 2I386EW 2I382A
3I380A/CW/NX
ST385W/AW/CW

2I390CW 2I392CW
3I390AW 3I390NX 3I393NX
PM390CW

2I610DW/HW 2I612CW
3I610DW 3I612DW 3I170DW/HW/NX
ST610W
CI170A/C
PM610DW PM170DW

CI370DW

2I810D 3I810DW

CIO116-G E691A

edit table

How to use this Demo Application

Image:CIO116_0.jpg Image:CIO116_2I2O.jpg Image:CIO116_4I4O.jpg Image:CIO116_8I8O.jpg Image:CIO116_16I16O.jpg

Before executing the program began, Please switch to the highest authority , continued second F75111 ,chmod 777 and root: \

1. Press the select your test "2i2o","4i4o","8i8o","CIO1616"

2. If you test CIO1616 checkbutton second 75111

3. start button,select single mode or looptest


F75111 Layout Picture

Image:F75111_layout_Picture.jpg

Introduction

Initial Internal F75111 port address (0x9c)

   define GPIO1X, GPIO2X, GPIO3X to input or output 
   and Enable WDT function pin 

Set F75111 DI/DO ( sample code as below Get Input value/Set output value )

   DO: InterDigitalOutput(BYTE byteValue))
   DI: InterDigitalInput()


PULSE mode

Sample to setting GP33, 32, 31, 30 output 1mS low pulse signal.

{ 
    this->Write_Byte(F75111_INTERNAL_ADDR, GPIO3X_PULSE_CONTROL,       0x00);             //This is setting low pulse output
    this->Write_Byte(F75111_INTERNAL_ADDR, GPIO3X_PULSE_WIDTH_CONTROL, 0x01);             //This selects the pulse width to 1mS
    this->Write_Byte(F75111_INTERNAL_ADDR, GPIO3X_CONTROL_MODE,        0x0F);             //This is setting the GP33, 32, 31, 30 to output function.    
    this->Write_Byte(F75111_INTERNAL_ADDR, GPIO3X_Output_Data ,        0x0F);             //This is setting the GP33, 32, 31, 30 output data.
}

Initial internal F75111

void F75111::InitInternalF75111()
{
    this->Write_Byte(F75111_INTERNAL_ADDR,GPIO1X_CONTROL_MODE  ,0x00);        //set GPIO1X to Input  function     
    this->Write_Byte(F75111_INTERNAL_ADDR,GPIO3X_CONTROL_MODE  ,0x00);        //set GPIO3X to Input  function
    this->Write_Byte(F75111_INTERNAL_ADDR,GPIO2X_CONTROL_MODE  ,0xFF);        //set GPIO2X to Output function

    this->Write_Byte(F75111_INTERNAL_ADDR,GPIO2X_OUTPUT_DRIVING,0xFF);        //set GPIO2X to Output Drving 

    this->Write_Byte(F75111_INTERNAL_ADDR,F75111_CONFIGURATION, 0x03);        //Enable WDT OUT function
}

Set output value

void F75111::InterDigitalOutput(BYTE byteValue)
{
     BYTE byteData = 0;
     byteData = (byteData & 0x01 )? byteValue + 0x01 : byteValue;
     byteData = (byteData & 0x02 )? byteValue + 0x02 : byteValue;
     byteData = (byteData & 0x04 )? byteValue + 0x04 : byteValue;
     byteData = (byteData & 0x80 )? byteValue + 0x08 : byteValue;
     byteData = (byteData & 0x40 )? byteValue + 0x10 : byteValue;
     byteData = (byteData & 0x20 )? byteValue + 0x20 : byteValue; 
     byteData = (byteData & 0x10 )? byteValue + 0x40 : byteValue;
     byteData = (byteData & 0x08 )? byteValue + 0x80 : byteValue;           // get value bit by bit
   
     this->Write_Byte(F75111_INTERNAL_ADDR,GPIO2X_OUTPUT_DATA,byteData);    // write byteData value via GPIO2X output pin
}

Get Input value

BYTE F75111::InterDigitalInput()
{
    BYTE byteGPIO1X = 0;
    BYTE byteGPIO3X = 0;
    BYTE byteData   = 0;

    this->Read_Byte(F75111_INTERNAL_ADDR,GPIO1X_INPUT_DATA,&byteGPIO1X) ;   // Get value from GPIO1X
    this->Read_Byte(F75111_INTERNAL_ADDR,GPIO3X_INPUT_DATA,&byteGPIO3X) ;   // Get value from GPIO3X	

    byteGPIO1X = byteGPIO1X  & 0xF0;                                        // Mask unuseful value
    byteGPIO3X = byteGPIO3X  & 0x0F;                                        // Mask unuseful value

    byteData = ( byteGPIO1X & 0x10 )? byteData + 0x01 : byteData;
    byteData = ( byteGPIO1X & 0x80 )? byteData + 0x02 : byteData;
    byteData = ( byteGPIO1X & 0x40 )? byteData + 0x04 : byteData;	
    byteData = ( byteGPIO3X & 0x01 )? byteData + 0x08 : byteData;
	
    byteData = ( byteGPIO3X & 0x02 )? byteData + 0x10 : byteData;
    byteData = ( byteGPIO3X & 0x04 )? byteData + 0x20 : byteData;
    byteData = ( byteGPIO3X & 0x08 )? byteData + 0x40 : byteData;
    byteData = ( byteGPIO1X & 0x20 )? byteData + 0x80 : byteData;           // Get correct DI value from GPIO1X & GPIO3X
	
    return byteData;
}

define F75111 pin in F75111.h

//--------------------------------------------------------------------------------------------------------
#define    F75111_INTERNAL_ADDR        0x9C   //  OnBoard  F75111 Chipset
#define    F75111_EXTERNAL_ADDR        0x6E   //  External F75111 Chipset
//--------------------------------------------------------------------------------------------------------
#define    F75111_CONFIGURATION        0x03   //  Configure GPIO13 to WDT2 Function
//--------------------------------------------------------------------------------------------------------
#define    GPIO1X_CONTROL_MODE         0x10   //  Select Output Mode or Input Mode
#define    GPIO2X_CONTROL_MODE         0x20   //  Select GPIO2X Output Mode or Input Mode 
#define    GPIO3X_CONTROL_MODE         0x40   //  Select GPIO3X Output Mode or Input Mode 
//--------------------------------------------------------------------------------------------------------
#define    GPIO1X_INPUT_DATA           0x12   //  GPIO1X Input Data Register
#define    GPIO3X_INPUT_DATA           0x22   //  GPIO2X Input Data Register
#define    GPIO3X_INPUT_DATA           0x42   //  GPIO3X Input Data Register
//--------------------------------------------------------------------------------------------------------
#define    GPIO1X_OUTPUT_DATA          0x11   //  GPIO1X Output Data Register
#define    GPIO2X_OUTPUT_DATA          0x21   //  GPIO2X Output Data Register 
#define    GPIO3X_OUTPUT_DATA          0x41   //  GPIO3X Output Data Register
//--------------------------------------------------------------------------------------------------------
#define    GPIO1X_OUTPUT_DRIVING       0x1B   //  Select GPIO1X Output Driving Enable
#define    GPIO2X_OUTPUT_DRIVING       0x2B   //  Select GPIO2X Output Driving Enable
#define    GPIO3X_OUTPUT_DRIVING       0x4B   //  Select GPIO3X Output Driving Enable
//--------------------------------------------------------------------------------------------------------
#define    GPIO1X_PULSE_CONTROL        0x13   //  GPIO1x Level/Pulse Control Register
                                              //  0:Level Mode 
                                              //  1:Pulse Mode
#define    GPIO1X_PULSE_WIDTH_CONTROL  0x14   //  GPIO1x Pulse Width Control Register
#define    GP1_PSWIDTH_500US           0x00   //  When select Pulse mode:	500	us.
#define    GP1_PSWIDTH_1MS             0x01   //  When select Pulse mode:	1	ms.
#define    GP1_PSWIDTH_20MS            0x02   //  When select Pulse mode:	20	ms.
#define    GP1_PSWIDTH_100MS           0x03   //  When select Pulse mode:	100	ms.
//--------------------------------------------------------------------------------------------------------
#define    GPIO2X_PULSE_CONTROL        0x23   //  GPIO2x Level/Pulse Control Register
                                              //  0:Level Mode 
                                              //  1:Pulse Mode
#define    GPIO2X_PULSE_WIDTH_CONTROL  0x24   //  GPIO2x Pulse Width Control Register
#define    GP2_PSWIDTH_500US           0x00   //  When select Pulse mode:	500	us.
#define    GP2_PSWIDTH_1MS             0x01   //  When select Pulse mode:	1	ms.
#define    GP2_PSWIDTH_20MS            0x02   //  When select Pulse mode:	20	ms.
#define    GP2_PSWIDTH_100MS           0x03   //  When select Pulse mode:	100	ms.
//--------------------------------------------------------------------------------------------------------
#define    GPIO3X_PULSE_CONTROL        0x43   //  GPIO3x Level/Pulse Control Register
                                              //  0:Level Mode 
                                              //  1:Pulse Mode
#define    GPIO3X_Output_Data          0x41   //  GPIO3x Output Data Register 
#define    GPIO3X_PULSE_WIDTH_CONTROL  0x44   //  GPIO3x Pulse Width Control Register
#define    GP3_PSWIDTH_500US           0x00   //  When select Pulse mode:	500	us.
#define    GP3_PSWIDTH_1MS             0x01   //  When select Pulse mode:	1	ms.
#define    GP3_PSWIDTH_20MS            0x02   //  When select Pulse mode:	20	ms.
#define    GP3_PSWIDTH_100MS           0x03   //  When select Pulse mode:	100	ms.
//--------------------------------------------------------------------------------------------------------
Personal tools